Senior Engineer II - Physical Design

Join to apply for the

Senior Engineer II - Physical Design

role at

Microchip Technology Inc. 1 day ago Be among the first 25 applicants Join to apply for the

Senior Engineer II - Physical Design

role at

Microchip Technology Inc. Get AI-powered advice on this job and more exclusive features. Are you looking for a unique opportunity to be a part of something great? Want to join a 20,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology, Inc.

People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchips nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the

Aggregate System

and its won us countless awards for diversity and workplace excellence.

Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.

Visit our careers page to see what exciting opportunities and company perks await!

Job Description

Technically independence in ASIC design implementation domain, which may include stages from design specification understanding till timing signoff for tape out To develop and signoff I.C. design projects RTL2GDS implementation and flow improvement. Responsibilities include (as applicable) Effective and efficient synthesis implementation Derive timing constraints from design spec, review and validate with respective designer/lead for signoff Design-For-Test (DFT) implementation, covering basic scan insertion, compression, LOC/LOS and RAMBIST Performing Floor planning, power planning, Placement, CTS and routing Optimization to meet PPA targets. Ensure physical verification sign off DRC, LVS, IR drop, EM checks for both static and dynamic scenarios. Low power design; vector-driven synthesis/layout optimization and leakage/dynamic power control techniques Solving challenges, with problem-solving and critical thinking capability Drive for Best-in-Class design implementation approach/process

To document I.C. Design implementation and work procedures Capturing design implementation approach, consideration, challenges and solutions employed using corporate template documentation Complete audit and checklist fill-in, review and closure in compliance to corporate Design Control Procedures (DCP) Filing issues, solution details and review confirmation in project ticketing system (PEPS) or CAD ticketing system (JIRA)

To interface with Project lead, RTL design and ATPG team on project related issues CAD/TA on flow methodology

Requirements/Qualifications

Bachelors/masters degree in electrical/Electronic Engineering, with 5-8 years of ASIC I.C. Design working experience Cadence Genus or Synopsys Design Compiler intermediate working experience Cadence Tempus or Synopsys Primetime intermediate working experience Cadence Innovus or Synopsys IC Compiler intermediate working experience Cadence Pegasus for signoff physical verification and Ansys Redhawk-SC for power integrity and EM/IR analysis

Added advantage

Exposure to 7nm and below advanced process nodes Strong scripting skills in Perl, TCL, Shell or Python

Travel Time

0% - 25%

To all recruitment agencies :

Microchip Technology Inc.

does not

accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes. Seniority level

Seniority level Mid-Senior level Employment type

Employment type Full-time Job function

Industries Appliances, Electrical, and Electronics Manufacturing and Semiconductor Manufacturing Referrals increase your chances of interviewing at Microchip Technology Inc. by 2x Sign in to set job alerts for “Physical Design Engineer” roles.

Graduate Trainee - Product Development Engineer

Graduate Trainee- Product Development Engineer

Field Applications Engineer (Penang, Malaysia)

Graduate Trainee- Silicon Design Engineer (RTL)

Graduate Trainee - Silicon Design Engineer

Graduate Trainee - Silicon Design Engineer

Graduate Talent (Consumer IO IPs Design/Verification)

Graduate Trainee - Silicon Design Engineer (FEINT)

Were unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr


Information :

  • Company : Microchip Technology
  • Position : Senior Engineer II - Physical Design
  • Location : George Town, Penang
  • Country : MY

Attention - In the recruitment process, legitimate companies never withdraw fees from candidates. If there are companies that attract interview fees, tests, ticket reservations, etc. it is better to avoid it because there are indications of fraud. If you see something suspicious please contact us: support@jobkos.com

Post Date : 2025-09-15 | Expired Date : 2025-10-15